Abstract
The automatic test equipment (ATE) for the manufacturing test of digital integrated circuits requires test pattern sets. These automatically generated test sets are partially specified and highly repetitive, because the test vectors contain don't care (unspecified, X)
entries. To reduce storage volume and test application time the objective is to minimize the test sets' size without reducing the fault coverage. In this paper three Genetic Algorithm approaches are introduced to compact the test sets.